

Instructions-

- State your assumptions clearly. All symbols have their usual meaning. Question paper has total - 6- questions
- All parts of the same question should be done together.. Marks will be deducted for wrong units. Your answers must be justified with proper reasons.
- Sketches should be properly labeled. Marks would be deducted for calculation mistakes. Use subscripts to distinguish between different transistors
- Take $\gamma=0$ in drain current calculations unless necessarily required or specified in the question.
- Wherever not shown, take bulk of NMOS connected to ground and bulk of PMOS connected to Vdd.
- Use square law for MOS transistor. Ignore wiring capacitance. If not specified, assume all transistors are biased in active region,

Unless mentioned in questioned specifically, assume all MOS transistors are biased in saturation
Unless Given use -- $V_{DD} = 3.3V$,

for NMOS device:
 $\mu_n C_{ox} = 140 \mu A/V^2$, $V_T = 0.7 V$, $\lambda = 0.2 V^{-1}$,
for PMOS device :
 $\mu_p C_{ox} = 40 \mu A/V^2$, $V_T = -0.8 V$, $\lambda = 0.2 V^{-1}$,

$C_{ox} = 0.38 pF/\mu m^2$, $L_{min} = 1 \mu m$

$C_{ox} = 0.38 pF/\mu m^2$, $L_{min} =$




Fig. 3c

Q1. Consider the circuit of fig. 1. Assume all transistors have overdrive voltage = 0.2V

- Derive the expression for total low frequency gain (v_{out}/v_{in}) without any approximation
- Derive the expression of capacitive load at node x and out.
- Estimate the value of d.c voltage V_{out} to set $V_x = \frac{1}{2}V_{DD}$.
- Recalculate the d.c voltage V_x for $V_{out} = \frac{1}{2}V_{DD}$
- Now, sketch and label the maximum possible voltage $V_x(t)$ vs. t , and $V_{out}(t)$ vs. t for part (c) and part (d) for input to be a symmetrical sinusoid with amplitude 100mV.
- Now, determine limit on maximum possible dc gain of the entire circuit using results of part (c), part (d), and part (e), part (f)




Fig 1

Q2. For the circuit of fig. 2, assume all transistors have $V_{overdrive} = 0.2V$. Now due to PVT variations, small signal parameters change by $\pm 10\%$ Assuming $\gamma=0$

- Determine the approximate value of d.c gain (v_{out2}/v_{in})
- Determine the value of ω_{-3dB} frequency intuitively for total capacitive load of value 1pF and 0.1 pF at nodes out1, and out2 respectively
- Determine the variation in unity gain bandwidth due to PVT variations




Fig 2

Q3. Consider the circuit shown in fig. 3. $V_{in} = v_{in1} - v_{in2}$, V_{ov} for all transistors = 0.2V

- Sketch, label and design the circuit for the box shown in given circuit. Hence determine the minimum voltage requirement at node P

4+4+8=16

- Determine the low frequency small signal gain (V_{out}/V_{in}), and (V_F/v_{in}).
- Determine input common mode range, output common mode range, output voltage signal swing at V_{out} node, voltage signal swing at node F
- Show the location of Q point of the input transistors on (I_D vs. V_{DS}), and (I_D vs. V_{GS}) plot.

$$5+4+4+6=19$$




Fig 3

Q4. For the fig 4, given $I_{ref}=I=100\mu A$, $(C_{gd})_{M6}=10fF$, neglect C_{gd} of other transistors. Also neglect C_{db} , C_{sb} of all V_{ov} for all transistors $= 0.2V$, $Q8, Q5, Q7$ are matched.

- Construct a labelled high frequency trans-conductance amplifier model of the circuit.

Without C_c in the circuit--

- Determine the number of pole frequencies and derive the approximate expression and their values intuitively
- Hence, sketch and label Bode Magnitude plot (not to the scale but should be qualitatively correct) for the circuit showing dc gain, location of poles and gain cross over frequency. Neglect transmission zeros.
- Determine an inequality to express phase margin and comment on stability of OP-AMP.
- Now discuss the need of C_c to achieve stability of the circuit.




Fig 4

- Answer the following in brief (you may draw figures to bring clarity in your answer)
 - Give the technical name of a current sampling current mixing feedback amplifier
 - A fully differential amplifier with complementary input applied can operate with diode connected transistor implementing I_{ss} . Justify
 - Give two prime advantages of using feedback in design of amplifiers
 - How would you compensate a 2 stage operational amplifier (differential pair followed by common source amplifier) which has dominant first pole frequency contributed by output node of common source amplifier?
 - How is negative feedback effect different in Wilson current mirror in comparison to cascode current mirror?
 - A common gate amplifier is configured in series shunt feedback amplifier. Can it become unstable with phase output voltage changes by $\pm 180^\circ$ at high frequencies? Justify
 - How can you increase the value of small signal parameter ' r_o ' without changing the bias current through MOSFET?
 - Write expression of Short circuit current gain frequency of the n channel MOSFET?

- Design a common source amplifier with resistive load with a dc gain of 10, dc power consumption $= 1.32mW$, $V_{ov} = 0.2V$. Now use a cascode of two above designed common source amplifier as feed forward amplifier. configure a series shunt feedback amplifier with feedback factor $\beta = 1/100$ mho without changing dc gain of feed forward amplifier. Sketch and label the complete schematic of your feedback amplifier

$$8 \times 2 = 16$$

- Given the d
point for an IN

- A National O
completes one
south equatoria
exactly over th
times after the
Given that an
polar satellite.
radius of 6371

- Calculate the
seen from earth
GSAT-8 visible

- A spinner s
diameter with
stabilize the sa
of electrical po
Assume an inci
absorbing area
If the solar cel
of-life output p
of the solar cell

Time: 3 HRS


Date: 6-3-2015

Unless Given specifically:
Total $V_{DD} = 3V$, $V_{thn} = 1V$
For NMOS device $\mu_n C_{ox} = 140 \mu A/V^2$, $V_{tn} = 0.7V$, $\lambda = 0.1 V^{-1}$, $C_{ov} = 30 fF/\mu m^2$
For PMOS device $\mu_p C_{ox} = 40 \mu A/V^2$, $V_{tp} = -0.8V$, $\lambda = 0.1 V^{-1}$, $C_{ov} = 30 fF/\mu m^2$

NOTE:

- If not specified in question, ignore γ , λ in drain current equation.
- Bulk of nmos connected to ground and bulk of pmos connected to V_{DD} . Specify your assumptions. Justify your answers.
- Unless specified, assume all MOSFET are biased in saturation region. Label your sketches properly. All symbols have usual meaning. Assume matching of transistors wherever necessary.

Q.1(a) Consider a MOSFET carrying a drain current (I_D) of 1mA with $V_{DS} = 0.5V$ in active region. Determine the change in I_D if V_{DS} rises to 1V and $\lambda = 0.1 V^{-1}$. What is device output impedance r_o ? Assuming $\lambda \propto 1/L$, calculate the change in I_D and output impedance if both Width and Length are doubled.




- Q1(b) For the Fig.1(i), $V_{DS} = V_{GS} = 3V$, use $\lambda = 0.1 V^{-1}$
- Find the voltage V_{DS} if the transistor is in saturation at $I_D = 2mA$ and $V_T = 1V$.
 - Determine minimum value of drain-source voltage of M1 to remain in saturation region.
 - Now a resistor R is inserted between V_{DD} and drain terminal of M1. For result of part (ii), find the value of R.
 - using above results, If current source 'I' requires a voltage of 2V across it, determine the value of I that can be inserted between source terminal of M1 and current source.

Q-2 Consider the circuits given in Fig.2.

- Redraw the given circuit in Fig. 2(a) for very low frequency operation. Find the expression of voltage gain (V_{out}/V_{in}) for the new circuit intuitively.
- Redraw the circuit in Fig. 2(a) for very high frequency operation. Draw small signal model of new circuit and find expression of voltage gain (V_{out}/V_{in}). ignore parasitic capacitances.
- The circuit shown in Fig. 2(b) has a bias current (I_{bias}) of 100 μA and W/L values for all the transistors are 10. Calculate values of small signal voltage gain (V_{out}/V_{in}) and output voltage swing. Assume $\gamma=0$ and $\lambda=0$.


[20]



Q-3 For the circuits shown in Fig.3 (a, b, c, d, e, f, g, h, i, j), assume all transistors have same g_m and r_o , I_{bias} , W/L, and uC_{ox} , V_{thn} . Ignore γ

Answer the following to the point (very brief) (please answer in same sequence):

- For fig. 3a, write expression for dc voltage at node vout
- For fig. 3b, write the expression for resistance at node vout.
- For fig. 3c, write the expression for dc voltage ($V_{in}-V_{out}$)
- For fig. 3d, write the expression for OCMR



(OUTPUT COMMON MODE RANGE)


- For fig. 3g, write the expression for ICMR (INPUT COMMON MODE RANGE)
- For fig. 3g, sketch and label common mode half circuit.
- For fig. 3h, write the expression for output voltage swing
- For fig. 3f, write the expression for G_m
- For fig. 3e, write the expression for resistance at node Vout
- For fig. 3d, write the expression for low frequency small signal voltage gain.
- Re-evaluate part (i) if voltages V_{in} and V_b are swapped
- Identify type of feedback in fig 3i
- For fig. 3j, write the expression for voltage swing in differential mode of operation
- Write the expression for feedback factor β in fig 3l
- For fig. 3h, write the expression for dc voltage at node Vout
- For fig. 3e, write the expression for G_m .

[30]

Q4(a): In the system shown in figure 4 a, the System on Chip and peripheral circuitry operates at different voltage levels. In order to make signals level compatible with each other interface circuits are required as shown in given figure.

Assume $I_{bias} = 0.5mA$ is the current flowing through each interface circuit also values of $\mu_n C_{ox} = 134 \mu A/V^2$, $\mu_p C_{ox} = 38 \mu A/V^2$, $V_{tn} = 0.7V$, $V_{tp} = -0.7V$, $V_{DD} = 3V$. Wherever required, assume basic current mirror load with $V_{ov} = 0.3V$.

- Choose the appropriate amplifier circuits as per the requirement shown in figure. Write its name.
- Replace the both interface circuit blocks with the transistor level implementations of amplifier.
- Now design your chosen amplifier as per the specification required.



Q4(b): For the circuit given in figure 4(b), consider following parameters: $\lambda=0$, $R_s=200\Omega$, $C_{gs}=250fF$, $C_{gd}=100fF$, $g_m=150 \mu S$, $R_D=2K\Omega$.

- Calculate, low frequency voltage gain (V_{out}/V_{in}) of the amplifier
- Also, calculate the number of poles and zeros frequency intuitively, and identify the dominant pole
- Now, plot the frequency response (both magnitude and phase plots) up-to $10^{15} rad/s$ of the amplifier appropriate labeling (not to the scale but qualitatively correct)

Q5: The amplifier circuit shown in figure 5, has the current source I_{SS} of 200 μA with very high R_{SS} resistance. It requires the minimum voltage of 0.2 V. Given: $(W/L)_{1,10} = 100$, calculate the values of following using the intuitively (Assume $\gamma=0$), $I(M_1) = 100\mu A$

- Input common mode range (ICMR)
- Overall output voltage swing at V_{out1}
- Overall low frequency differential voltage gain ($A_d = V_{out2}/V_{in}$) using intuitive method.
- Assuming the unity feedback, determine frequency (in rad/sec) for which phase margin is 45 $^\circ$. (Given: The sum of all parasitic capacitances at node ' V_{out1} ' is $C_{V_{out1}} = 200 fF$, sum of all parasitic capacitances at node ' x' ' or ' y' ' node is 10 fF, the external capacitance $C_x = 500 fF$). Also draw approximate Bode magnitude plot assuming a 2 dominant pole system (not to the scale but qualitatively correct)
- If a compensating capacitor of $C_c = 0.5 nF$ is connected between nodes ' V_{out1} ' & node ' V_{out2} ' then find the new locations of dominant poles of part (iv).
- At the frequency obtained in part (iv), determine the new phase angle.




Fig.5 [20]

ampere Sol.

Q. 10

$$I_{D1} = 0.5 \text{ mA} \times \frac{1}{2} (V_{GS1} - V_{th})^2 (1 + \lambda V_{DS1})$$

$$I_{D2} = 0.5 \text{ mA} \times \frac{1}{2} (V_{GS2} - V_{th})^2 (1 + \lambda V_{DS2})$$

$$I_{D2} = I_{D1} \left(\frac{1 + \lambda V_{DS1}}{1 + \lambda V_{DS2}} \right) = 1.048 \text{ mA}$$

$$\text{change in } I_D = 48 \text{ } \mu\text{A} \quad [48]$$

$$A_0 = \frac{\Delta V_{DS}}{\Delta I_D} = 10.4 \text{ k}\Omega \quad [17]$$

Q. 11 (a) I drops to 0.05 A^{-1}

$$I_{DQ} = 1.024 \text{ mA} \quad [17]$$

$$\therefore 4 I_D = 24 \text{ } \mu\text{A} \quad [48]$$

$$A_0 = 20.84 \text{ k}\Omega \quad [17]$$

Q. 12

Q. 12

(i) $V_{GS} = V_S = V_{DD} - V_{DS} = 1.3 = -2 \text{ V} \quad [2M]$

(ii) $V_{DS} = V_{GS} - V_{th}$, at the edge of saturation


$$V_{DS} = 3 - 1 = 2 \text{ V} \quad [2M]$$

(iii) $R = \frac{1}{0.2 \text{ mA}} = 0.5 \text{ k}\Omega \quad [\text{as } V_S = V_G = -2 \text{ V}]$


(iv) $V_{GS} = -1 + 2 = -7 \text{ V}, V_S = V_G - V_{GS} = 1.3 = -2 \text{ V}$

$$R = \frac{-2 - (-7)}{2 \text{ mA}} = 2.5 \text{ k}\Omega \quad [3M]$$

Q. 13



$$\begin{aligned} \frac{V_{out}}{V_{in}} &= G_m R_{out} \\ &= \frac{g_m}{1 + g_m R_S} \cdot (R_D || R_{out}) \\ &= \frac{g_m}{1 + g_m R_S} \cdot (R_D || R_{out}) \\ &= \frac{g_m}{1 + g_m R_S} \cdot (R_D || R_{out}) \end{aligned}$$



Applying KCL at node V_X & V_{out}

$$\frac{V_X}{R_F} = g_m (V_{in} - V_X) + \frac{V_{out} - V_X}{R_D} = -g_m V_X$$

$$\frac{V_X}{R_F} = - (g_m V_X + \frac{V_{out} - V_X}{R_D}) \Rightarrow \frac{V_{out}}{V_X} = -g_m R_F \left(\frac{1}{R_F} + g_m \right)$$

$$\frac{V_X}{R_F} = g_m V_{in} - g_m V_X + \frac{V_{out} - V_X}{R_D} = g_m V_{in} + \frac{V_{out}}{R_D} - \frac{V_X}{R_D}$$

$$V_X \left(\frac{1}{R_F} + g_m + \frac{1}{R_D} \right) = g_m V_{in} + \frac{V_{out}}{R_D} \quad [2M]$$

$$\frac{V_{out}}{V_X} \left(\frac{1}{R_F} + g_m + \frac{1}{R_D} \right) = g_m V_{in} + \frac{V_{out}}{R_D}$$

$$-V_{out} \left(\frac{1}{R_D} + \frac{1}{R_F} + g_m + \frac{1}{R_D} \right) = g_m V_{in}$$

$$\frac{V_{out}}{V_{in}} = \frac{-g_m}{\frac{1}{R_D} + \frac{1}{R_F} + g_m + \frac{1}{R_D}} = \frac{-g_m \cdot R_D \cdot R_F}{R_D (1 + g_m R_D) + R_F (1 + g_m R_D)}$$

g(c)

$$(V_{GS})_{M1,2} = 1.0$$

Req resistance looking at source of M2

$$R_{eq} = \frac{r_{o2} + r_{o3}}{1 + g_{m2} r_{o2}}$$

$r_{o2} = r_{o3} = 80$ (known: resistance looking at drain/draw of M1)

$$\frac{V_{out}}{V_{in}} = \frac{g_{m1}}{g_{m1} + \frac{r_{o1} + r_{o2} + r_{o3}}{1 + g_{m2} r_{o2}}}$$

$$r_{o1} = r_{o2} = r_{o3} = \frac{1}{\lambda I_{D1}} = \frac{1}{0.01 \times 100 \mu A} = 100 k\Omega = 10^5 \Omega$$

$$g_{m2} = \sqrt{2 I_{D2} \mu_n C_{ox} \frac{W}{L}} = \sqrt{2 \times 100 \mu A \times 140 \mu A/V^2 \times 10} = 0.529 \text{ mA/V}$$

$$\frac{V_{out}}{V_{in}} = \frac{10^5}{10^5 + \frac{2 \times 10^5}{1 + 0.529 \times 10^5}} = 0.964 \text{ V/V} \quad (41)$$

Upper swing = $V_{DD} - V_{ov1} - V_{ov2}$

Lower swing = V_{ov1}

$$V_{ov2} = \frac{2 I_{D2}}{g_{m2}} = \frac{2 \times 100 \mu A}{0.529 \text{ mA/V}} = 0.378 \text{ V}$$


$$g_{m3} = \sqrt{2 I_{D3} \mu_n C_{ox} \frac{W}{L}} = \sqrt{2 \times 100 \mu A \times 140 \mu A/V^2 \times 10} = 0.283 \text{ mA/V}$$

$$V_{ov3} = \frac{2 I_{D3}}{g_{m3}} = \frac{2 \times 100 \mu A}{0.283 \text{ mA/V}} = 0.707 \text{ V}$$

$$V_{ov1} = \frac{2 I_{D1}}{g_{m1}} = 0.378 \text{ V}$$

$$\text{Upper swing} = 3.3 - 0.378 - 0.707 = 2.215 \text{ V} \quad (42)$$

$$\text{Lower swing} = 0.378 \text{ V} \quad (43)$$



Q.3 Answer

(a) Fig. 3a d.c voltage at node $V_{out} = V_{DD} - V_{GS_{M2}} \quad (2)$


(b) Fig. 3b Resistance at node $V_{out} \quad R_{out} = \frac{1}{g_{m2}} \parallel r_{o2} \parallel r_{o3} = \frac{1}{g_{m2}} \quad (3)$

(c) d.c voltage at node $(V_{in} - V_{out})$ Fig. 3c $V_{GS_{M1}} = \sqrt{\frac{2 I_{D1}}{\mu_n C_{ox} \frac{W}{L}}} \quad (4)$

(d) Fig. 3d, OCMR $(V_{DD} - V_{GS_{M2}})$ to $V_{GS_{M1}} \quad (5)$

(e) Fig. 3g, ICMR $[V_{DD} - I_{D1} R_D + V_{GS_{M1}}]$ to $(V_{GS_{M1}} + 2 I_{D1} R_D)$

(f) Fig. 3g Common Mode half circuit $\rightarrow$



(g) Fig. 3h output voltage swing $(V_{DD} - V_{ov1})$ to $(V_{ov1} - I_{D1} R_D)$

(h) Fig. 3f, $G_m = (g_{m1} + g_{m2}) \approx 0 \approx 0$

(i) Fig. 3e Resistance at node $V_{out} \rightarrow R_{out} = R_D \parallel [g_{m1} r_{o1} R_D + r_{o2}]$

(j) Fig. 3d low freq. small signal voltage gain = $-g_{m1} r_{o1}$


(k) Fig. 3d V_{in}, V_b swapped, low freq. small signal voltage gain = -

(l) type of feedback in Fig. 3i: voltage sampling, voltage series-shunt

(m) 3j voltage swing (differential) = $V_{DD} - V_{ov1}$ to $V_{ov1} - I_{D1} R_D$

(n) β (feedback factor) = $\frac{V_{out}}{V_f} = \frac{R_1}{R_1 + R_2}$ (Fig. 3i)

(o) Fig. 3h, Expression for d.c voltage at node $V_{out} =$



$$\left(\frac{v_o}{v_i}\right)_L = \frac{2 \times 0.5 \times 10^{-3}}{134 \times 10^{-4} (0.9 - 0.7)^2}$$


$$(1\%)_L = 186$$

(2)

$$\left(\frac{v_o}{v_i}\right)_L = \frac{2 \times 0.5 \times 10^{-3}}{134 \times 10^{-4} (0.3)^2} = 82.9$$

(2)

Integrate circuit



$$\left(\frac{v_o}{v_i}\right) = \frac{2 \times 0.5 \times 10^{-3}}{38 \times 10^{-6} (0.9 - 0.7)^2} = 65.7$$

(2)

$$\left(\frac{v_o}{v_i}\right) = \frac{2 \times 0.5 \times 10^{-3}}{134 \times 10^{-6} \times (0.3)^2} = 82.9$$

(2)

Total = 10M

a) $A_v = \frac{v_{out}}{v_{in}} = g_m \times R_L$

$$= 150 \times 2 \times 10^3$$

$$= 300,000$$

$|v_{out}| \approx |v_L| \approx R_L$

(2M) $A_v \approx 109 \text{ dB}$

b) 2 poles, 1 zero

$$v_{p1} = \frac{1}{R_{in}(C_{in} \parallel A \times C_d)}$$

$$v_{p1} = 0.554 \times 10^6 \text{ rad/sec}$$

(2)

$$v_{p2} = \frac{1}{R_L(C_{gd} + C_{fb})}$$

$$v_{p2} = 2.77 \times 10^6 \text{ rad/sec}$$

(2)

$$v_z = \frac{g_m}{C_d} = 1.871 \times 10^{12} \text{ rad/sec}$$


(2)

$$v_{p1} = 0.55 \times 10^6 \text{ rad/sec}$$

$$v_{p2} = 2.77 \times 10^6 \text{ rad/sec}$$

$$v_z = 1.87 \times 10^{12} \text{ rad/sec}$$

Total $\Rightarrow 10M$



Q5:

$$I_{C(M)} = I_{C(E)} = \frac{I_E}{2} = 0.1 \text{ mA}$$

$$V_{O1} = V_{OP} = \frac{1}{2} I_{C(E)} = 100 \text{ K}\Omega$$

$$V_{O1(N)} = \sqrt{\frac{2 I_{C(M)}}{4 \times 10^6 \text{ W/L}}} = \sqrt{\frac{2 \times 0.1 \times 10^{-3}}{4 \times 10^6 \times 100}} = 0.119 \text{ V}$$

$$V_{O1(P)} = \sqrt{\frac{2 I_{C(M)}}{4 \times 10^6 \text{ W/L}}} = \sqrt{\frac{2 \times 0.1 \times 10^{-3}}{4 \times 10^6 \times 100}} = 0.223 \text{ V}$$

$$g_{m1} = \frac{2 I_D}{V_{O1(N)}} = 1.68 \text{ mA/V}$$

$$g_{m2} = \frac{2 I_D}{V_{O1(P)}} = 0.896 \text{ mA/V}$$

22

$$V_{in(min)} = V_{O1(E)} + V_{O2(M)} = 0.2 + (0.7 + 0.119) = 1.019 \text{ V}$$

$$V_{in(max)} = V_{O1(E)} - 2 |V_{O1(P)}| + V_{in} = (-2 \times 1.023) + 0.7 = -1.346 \text{ V}$$

$$1 \text{ CMR} = 0.935 \text{ V} \quad (3^{\text{rd}})$$

$$(ii) \text{ Upper swing} = V_{O1(E)} - |V_{O1(P)}| + 2 |V_{O1(P)}| = 5.3 - 1.023 + 2 \times 1.023 = 5.297 \text{ V}$$

$$\text{Lower swing} = V_{O1(E)} + 2 |V_{O1(P)}| = 0.2 + 2 \times 1.023 = 2.246 \text{ V}$$

$$\text{Output swing} = 1.516 \text{ V} \quad (3^{\text{rd}})$$

$$(iii) A_d = A_1 \times A_2 = g_{m1} (C_{out1} \parallel g_{m2} \parallel g_{m3})$$

$$A_d = 1.68 \times 10^3 [16.8 \text{ M} \parallel 118.96 \text{ M}] = 1.68 \times 10^3 \times 5.84 \text{ M} = 9823$$

$$A_2 = g_{m2} [C_{out2} \parallel 118.96 \text{ M}] = 0.896 \times 10^3 \times 50 \text{ K} = 44.8$$

$$A_d = A_1 \times A_2 = 4.4 \times 10^5 \text{ V/V}$$

$$R_{out1} = 5.84 \text{ M}\Omega, C_{out1} = 2 \text{ nF}$$


$$R_{out2} = 50 \text{ K}\Omega, C_{out2} = 500 \text{ fF}$$

$$\omega_{p1} = \frac{1}{R_{out1} \times C_{out1}} = 0.856 \text{ Mrad/sec} \quad (0.1362 \text{ MHz})$$

$$\omega_{p2} = \frac{1}{R_{out2} \times C_{out2}} = 40 \text{ Mrad/sec} \quad (6.36 \text{ MHz}) \quad (5^{\text{th}})$$

$$\omega_{px} \approx \omega_{py} \approx \frac{1}{R_x \times C_x} = \frac{1}{R_y \times C_y} = \frac{1}{100 \text{ K} \times 10 \text{ fF}} = 1000 \text{ Mrad/sec} \quad (159.15 \text{ MHz})$$

$$A(\omega) = \frac{4.4 \times 10^5}{(1 + \frac{j\omega}{0.856 \times 10^6})(1 + \frac{j\omega}{40 \times 10^6})}$$



$$\text{Total phase} = \tan^{-1} \left(\frac{\omega}{0.856 \times 10^6} \right) + \tan^{-1} \left(\frac{\omega}{40 \times 10^6} \right) = 135^\circ$$

$$\omega = 42 \text{ Mrad/sec} \quad (6.686 \text{ MHz})$$

$$\omega_{p1} = 7.41 \text{ Krad/sec} \quad C_{out1} = 23.1 \text{ pF}$$

$$\omega_{p2} = \frac{1}{(R_{out1} \parallel R_{out2}) \times C_{out2}} = 0.895 \text{ GMrad/sec} \quad (3^{\text{rd}})$$